



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/721,959	11/27/2000	Junichi Kokudo	Q61990	3595
7590 06/28/2005 SUGHRUE, MION, ZINN, MACPEAK & SEAS 2100 Pennsylvania Avenue, N. W. Washington, DC 20037-3202			EXAMINER MEW, KEVIN D	
			ART UNIT 2664	PAPER NUMBER

DATE MAILED: 06/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/721,959

Applicant(s)

KOKUDO, JUNICHI

Examiner

Kevin Mew

Art Unit

2664

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 21 December 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-9 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 5, 6 and 9 is/are allowed.
- 6) ☒ Claim(s) 1, 3, 7 and 8 is/are rejected.
- 7) ☒ Claim(s) 2 and 4 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

***Final Action***

***Response to Amendment***

1. Applicant's arguments filed on 12/21/2004 regarding claims 1-4, 7-8 have been fully considered and claims 1-9 are currently pending.
2. Acknowledgement is made of the amended claim 1 regarding claim objection cited in the previous Office Action. The correction is acceptable and the claim objection has been withdrawn.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. **Claims 1, 3, 7-8** are rejected under 35 U.S.C. 103(a) as being unpatentable over Kou (USP 5,303,234) in view of Abefelt et al. (USP 5,347,513).

Regarding claim 1, Kou discloses a slot assignment unit for use in a time division multiple access (TDMA) transmitter (see central station, Fig. 1), comprising:

- a first table (buffer 16 that stores ACK/NAK data, see element 16, Fig. 1);
- a control data generation unit (decision circuit generating ACK/NAK data, see lines 12-37, col. 4, and element 10, Fig. 1) for receiving assignment terms for a plurality of time slots and

slot data from an external source (data generated by slot assignment circuit such as busy/idle status of minislots, see lines 56-67, col. 4), producing a set of assignment control data (generating ACK/NAK data, see lines 12-37, col. 4) according to the assignment terms and the slot data (according to the number of minislots detected by the decision circuit and status of minislots detected by the decision circuit, see lines 14-20, col. 4) and storing the set of assignment control data into an entry of said first table in response to a command signal applied thereto (ACK/NAK data from the detection circuit is stored in buffer 16 in response to a timing signal DS from the timing circuit 19, see Fig. 1).

a sequence controller (slot counter, see element 20, Fig. 1) for analyzing a plurality of said sets of assignment control data (slot counter for determining the address pointer in order to locate the ACK/NAK data, see lines 38-40, col. 4), producing a plurality of address pointers (slot counter supplies address pointers, see line 1, col. 5), and for supplying said command signal to said control data generation unit in response to each of said address pointers (slot counter for determining the location of the ACK/NAK data from the detection circuit using the address pointer and using a dataslot timing signal DS from timing circuit, see lines 38-41, col. 4).

Kou does not explicitly show a second table and storing said plurality of address pointers in said second table in such a sequence that the address pointers can be sequentially read out in a desired transmission sequence.

However, Abefelt discloses a slot analyzer for storing the address pointers in an allocation memory and for examining and identifying the type of time slots arrived and sequentially reading the address pointer until every time slots in a frame has been examined (see lines 25-43, col. 16 and elements 155, 157, 161, Fig. 9).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the TDMA transmitter of Kou with the slot analyzer of Abefelt such that the TDMA transmitter of Kou will comprise a slot analyzer to sequentially read address pointers pointed from one memory location to the next such as the slot analyzer taught by Abefelt. The motivation to do so is to analyze the frame to determine whether the time slot is a control time slot or a data time slot because different dedicated memory units will be used to store different types of time slots.

Regarding claim 3, Kou discloses a time division multiple access (TDMA) transmitter (see central station, Fig. 1) comprising:

- a first table (buffer 16 that stores ACK/NAK data, see element 16, Fig. 1);

- a control data generation unit (decision circuit generating ACK/NAK data, see lines 12-37, col. 4, and element 10, Fig. 1) for receiving assignment terms for a plurality of time slots and slot data from an external source (data generated by slot assignment circuit such as busy/idle status of minislots, see lines 56-67, col. 4), producing a set of assignment control data (decision circuit generates ACK/NAK data, see lines 12-37, col. 4) according to the assignment terms and the slot data (according to the number of minislots and status of minislots detected by the decision circuit, see lines 14-20, col. 4) and storing the set of assignment control data into an entry of said first table in response to a command signal applied thereto (ACK/NAK data from the detection circuit is stored in buffer 16 in response to a timing signal DS from the timing circuit 19, see Fig. 1).

a sequence controller (slot counter, see element 20, Fig. 1) for analyzing a plurality of said sets of assignment control data (slot counter for determining the address pointer in order to locate the ACK/NAK data, see lines 38-40, col. 4), producing a plurality of address pointers (slot counter supplies address pointers, see line 1, col. 5), and for supplying said command signal to said control data generation unit in response to each of said address pointers (slot counter for determining the location of the ACK/NAK data from the detection circuit using the address pointer and using a dataslot timing signal DS from timing circuit, see lines 38-41, col. 4),

a data memory for storing a plurality of transmit data (Transmit Buffer for storing user data, see element 13, Fig. 1); and

a framing unit (a framing unit is interpreted as a combination of slot counter, MUX) for sequentially reading address pointers from said starting address of said second table (a slot counter for reading address pointers, see element 20, Fig. 1) and reading assignment control data from entries of said first table which are specified by the read address pointers (reading ACK/NAK data from buffer 16 by reading the address pointers of the slot counter, see lines 38-56, col. 4 and Fig. 1) and formulating a frame with the read assignment control data and said plurality of transmit data from said data memory (see lines 66-67, col. 4 and lines 1-5, col. 5).

Kou does not explicitly show a second table and storing said plurality of address pointers in said second table in such a sequence that the address pointers can be sequentially read out in a desired transmission sequence.

However, Abefelt discloses a slot analyzer for storing the address pointers in an allocation memory and for examining and identifying the type of time slots arrived and

Art Unit: 2664

sequentially reading the address pointer until every time slots in a frame has been examined (see lines 25-43, col. 16 and elements 155, 157, 161, Fig. 9).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the TDMA transmitter of Kou with the slot analyzer of Abefelt such that the TDMA transmitter of Kou will comprise a slot analyzer to sequentially read address pointers pointed from one memory location to the next such as the slot analyzer taught by Abefelt. The motivation to do so is to analyze the frame to determine whether the time slot is a control time slot or a data time slot because different dedicated memory units will be used to store different types of time slots.

Regarding claim 7, Kou discloses the slot assignment unit of claim 1, wherein the assignment terms include one or more of:

priority levels classified according to at least one of communication services and urgency,

types of packets (control field comprises a subfield which could be ACK or NAK type, see lines 19-29, col. 3); and

an uplink-to-downlink ratio within a frame.

Regarding claim 8, Kou discloses the TDMA transmitter of claim 3, wherein the assignment terms include one or more of:

priority levels classified according to at least one of communication services and urgency,

types of packets (control field comprises a subfield which could be ACK or NAK type, see lines 19-29, col. 3); and  
an uplink-to-downlink ratio within a frame.

*Allowable Subject Matter*

4. Claims 5-6, 9 are allowed.
5. Claims 2, 4 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

In claims 2 and 4, the slot assignment unit of claim 1, wherein said set of assignment control data stored in said table includes an address of a communication terminal, a starting address point of each transmit data in said data memory, and a count number of slots assigned to said entry.

In claim 5, a slot assignment method for a time division multiple access (TDMA) transmitter, comprising the steps of:

- a) receiving assignment terms for a plurality of time slots and slot data;
- b) producing a set of assignment control data according to the assignment terms and the slot data;
- c) repeating steps (a) and (b) to produce a plurality of sets of assignment control data;



- d) analyzing said plurality of sets of assignment control data;
- e) storing one of said sets of assignment control data into an entry of a first table;
- f) storing an address pointer in a second table corresponding to said entry of said first table; and
- g) repeating steps (d) to (f) until all of said assignment control data are stored in the first table.

*Response to Arguments*

6. Applicant's arguments filed on 12/21/2004 have been fully considered but they are not persuasive.

In response to applicant's argument that the Kou reference fails to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., "the sequence controller analyzes a plurality of sets of assignment control data" on page 10, lines 5-6 of the Arguments/Remarks) is in fact disclosed by the Kou reference (see col. 4, lines 38-46). In particular, the slot counter 20 of Kou provides address pointers for indicating a location at buffer 23 at which data from slot assignment circuit 21 is stored. In order for the slot counter to provide address pointers, it has to determine/evaluate/analyze where to locate ACK/NAK data (assignment control data), as is disclosed in the Kou reference that a ACK/NAK location is determined by an address pointer from the timeslot counter 20, which reads on the broad claim limitation of "the sequence controller analyzes a plurality of sets of assignment control data."

In response to applicant's argument that the Abefelt reference fails to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., "stores a plurality of address pointers in a second table in such a sequence that the address pointers can be sequentially read out in a desired transmission sequence" on page 10, lines 19-21 of the Arguments/Remarks) is in fact disclosed by the Abefelt reference (see col. 16, lines 1-10). However, Abefelt discloses a slot analyzer for storing the address pointers in an allocation memory and for examining and identifying the type of time slots arrived and sequentially reading the address pointer until every time slots in a frame has been examined (see lines 25-43, col. 16

and elements 155, 157, 161, Fig. 9). This reads on the limitation that address pointers are can be sequentially read out in a desired transmission sequence” because Abefelt discloses that each address pointer is read out one after another sequentially which is “a desired transmission sequence.” In addition, the “second table” cited in claims 1 and 3 is nothing more than memory locations where address pointers are stored. Address pointers are inherently stored in certain memory locations.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., “the address pointer generated by sequence control is arbitrary. It determines the output order of first table regardless of its input order” on page 12, lines 10-12 of the Arguments/Remarks) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Therefore, in light of the above arguments made by the Examiner, claims 1 and 3 stand rejected under 35 U.S.C. 103(a) as being unpatentable over Kou in view of Abefelt et al.

*Conclusion*

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kevin Mew whose telephone number is 703-305-5300. The examiner can normally be reached on 9:00 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wellington Chin can be reached on 703-305-4366. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



WELLINGTON CHIN  
SUPERVISORY PATENT EXAMINER